Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Micro-Network Processor: A Processor Architecture for Implementing NoC Routers
Jönköping University, School of Engineering, JTH, Computer and Electrical Engineering.
Jönköping University, School of Engineering, JTH, Computer and Electrical Engineering.
2007 (English)Independent thesis Advanced level (degree of Magister), 20 points / 30 hpStudent thesis
Abstract [en]

Routers are probably the most important component of a NoC, as the performance of the whole network is driven by the routers’ performance. Cost for the whole network in terms of area will also be minimised if the router design is kept small. A new application specific processor architecture for implementing NoC routers is proposed in this master thesis, which will be called µNP (Micro-Network Processor). The aim is to offer a solution in which there is a trade-off between the high performance of routers implemented in hardware and the high level of flexibility that could be achieved by loading a software that routed packets into a GPP. Therefore, a study including the design of a hardware based router and a GPP based router has been conducted. In this project the first version of the µNP has been designed and a complete instruction set, along with some sample programs, is also proposed. The results show that, in the best case for all implementation options, µNP was 7.5 times slower than the hardware based router. It has also behaved more than 100 times faster than the GPP based router, keeping almost the same degree of flexibility for routing purposes within NoC.

Place, publisher, year, edition, pages
2007. , p. 99
Keywords [en]
System on Chip, NoC, Router, Packet Switching,, Network Processor, Application Specific Processor,, Multithreaded Processor, Performance Evaluation
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:hj:diva-941OAI: oai:DiVA.org:hj-941DiVA, id: diva2:4695
Uppsok
teknik
Supervisors
Examiners
Available from: 2007-09-03 Created: 2007-09-03

Open Access in DiVA

fulltext(1085 kB)3736 downloads
File information
File name FULLTEXT01.pdfFile size 1085 kBChecksum SHA-1
885c090da826ca27e66cef7b5b056d187ee39cc001ef241b1f28cfaee10339528e9c927c
Type fulltextMimetype application/pdf

By organisation
JTH, Computer and Electrical Engineering
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 3736 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 574 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf