Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Design of bandwidth aware and congestion avoiding efficient routing algorithms for Network on Chip platforms
Jönköping University, School of Engineering, JTH, Computer and Electrical Engineering. Data-Och Electronik. Jönköping University, School of Engineering, JTH. Research area Embedded Systems. (Embedded Systems)
Show others and affiliations
2008 (English)In: The 2nd IEEE International Symposium on Networks-on-Chip: Symposium on Networks-on-Chip (NOCS 2008), 2008, 97-106 p.Conference paper, Published paper (Refereed)
Place, publisher, year, edition, pages
2008. 97-106 p.
Keyword [en]
NoC, Routing, Application Specific
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:hj:diva-5945ISBN: 978-0-7695-3098-7 (print)OAI: oai:DiVA.org:hj-5945DiVA: diva2:36765
Available from: 2008-09-10 Created: 2008-09-10 Last updated: 2009-02-16Bibliographically approved

Open Access in DiVA

No full text

Search in DiVA

By author/editor
Holsmark, RickardKumar, Shashi
By organisation
JTH, Computer and Electrical EngineeringJTH. Research area Embedded Systems
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

Total: 174 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf