Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Modeling and Evaluation of a Shared Memory Design for a Mesh Topology NoC Architecture
Jönköping University, School of Engineering, JTH, Computer and Electrical Engineering. JTH. Research area Embedded Systems. (Inbyggda System)
Jönköping University, School of Engineering, JTH, Computer and Electrical Engineering. JTH. Research area Embedded Systems. (Inbyggda System)
2005 (English)In: WMSCI '05, Orlando, USA, July 2005, 2005Conference paper, Published paper (Other scientific)
Abstract [en]

One of the limitations of the current NOC architectures is their inability to provide efficient access mechanisms for on-chip or off-chip memories. It is expected that a large amount of memory will be required to support many cores on a NoC system. In this paper, we describe an efficient 3-level memory hierarchy suitable for NoC based systems. We also present a design of the memory network interface to connect a shared memory core to an on-chip network for block based accesses. We have developed a model of a mesh topology NoC architecture of size 5x5 with a single shared on-chip memory and buffer-less routers. The routers implement a very simple adaptive routing scheme. In the model five cores are made to concurrently access the shared memory for blocks of data. We have carried out interesting experiments to study the variation of average memory access time for different network loads, block size and width of a channel connecting two routers. As expected the average access time improves with the increase in the block size due to pipelined nature of memory accesses through the network. The results show that the average access time of the shared memory could be acceptable for block sizes larger than 100 bytes with channel widths of 64 bits even when the other traffic load is as much as 80%. However, it will be very slow to access blocks smaller than 32 bytes from a shared memory.

Place, publisher, year, edition, pages
2005.
National Category
Information Systems
Identifiers
URN: urn:nbn:se:hj:diva-4070ISBN: 980-6560-56-6 (print)OAI: oai:DiVA.org:hj-4070DiVA, id: diva2:34890
Available from: 2007-08-02 Created: 2007-08-02 Last updated: 2018-01-12

Open Access in DiVA

No full text in DiVA

Authority records BETA

Holsmark, RickardKumar, Shashi

Search in DiVA

By author/editor
Holsmark, RickardKumar, Shashi
By organisation
JTH, Computer and Electrical EngineeringJTH. Research area Embedded Systems
Information Systems

Search outside of DiVA

GoogleGoogle Scholar

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 228 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf