Ändra sökning
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Speeding up matrix computation kernels by sharing vector coprocessor among multiple cores on chip
Högskolan i Jönköping, Tekniska Högskolan, JTH, Data- och elektroteknik.
2012 (Engelska)Självständigt arbete på avancerad nivå (masterexamen), 20 poäng / 30 hpStudentuppsats (Examensarbete)
Abstract [en]

Today’s computer systems develop towards less energy consumption while keeping high performance. These are contradictory requirement and pose a great challenge. A good example of an application were this is used is the smartphone. The constraints are on long battery time while getting high performance required by future 2D/3D applications. A solution to this is heterogeneous systems that have components that are specialized in different tasks and can execute them fast with low energy consumption. These could be specialized i.e. encoding/decoding, encryption/decryption, image processing or communication.

At the apartment of Computer Architecture and Parallel Processing Laboratory (CAPPL) at New Jersey Institute of Technology (NJIT) a vector co-processor has been developed. The Vector co-processor has the unusual feature of being able to receive instructions from multiple hosts (scalar cores). In addition to this a test system with a couple of scalar processors using the vector processor has been developed. This thesis describes this processor and its test system. It also shows the development of math applications involving matrix operations. This results in the conclusions of the vector co-processing saving substantial amount of energy while speeding up the execution of the applications.

In addition to this the thesis will describe an extension of the vector co-processor design that makes it possible to monitor the throughput of instructions and data in the processor.

Ort, förlag, år, upplaga, sidor
2012.
Nyckelord [en]
Coprocessor, Speeding-up, Accelerator, Power efficiency, Shared resources, Vector processor, Multi-core on chip, Matrix algorithm, Matrix computation kernels
Nationell ämneskategori
Inbäddad systemteknik
Identifikatorer
URN: urn:nbn:se:hj:diva-19292OAI: oai:DiVA.org:hj-19292DiVA, id: diva2:548182
Externt samarbete
New Jersey Institute of Technology
Ämne / kurs
JTH, Data- och elektroteknik
Uppsök
teknik
Handledare
Examinatorer
Tillgänglig från: 2012-08-30 Skapad: 2012-08-29 Senast uppdaterad: 2012-08-30Bibliografiskt granskad

Open Access i DiVA

fulltext(1403 kB)714 nedladdningar
Filinformation
Filnamn FULLTEXT01.pdfFilstorlek 1403 kBChecksumma SHA-512
4c3da4b25afa95088a51a41a7612440b24d54e5ddaa05099353a91b600c2eab3e1f604b5b02d2c2acfcf873a2985430a07cf03623f075bc0a6001f55c8972bf4
Typ fulltextMimetyp application/pdf

Av organisationen
JTH, Data- och elektroteknik
Inbäddad systemteknik

Sök vidare utanför DiVA

GoogleGoogle Scholar
Totalt: 714 nedladdningar
Antalet nedladdningar är summan av nedladdningar för alla fulltexter. Det kan inkludera t.ex tidigare versioner som nu inte längre är tillgängliga.

urn-nbn

Altmetricpoäng

urn-nbn
Totalt: 548 träffar
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf